NEC Vector Engine Performance with Legacy CFD Codes

Yu Yu Khine\(^1\), Hiroshi Daikoku\(^2\), Steve Frazier\(^3\), Raghunandan Mathur\(^4\), Takeshi Miyako\(^2\), Keith Obenschain\(^1\), Gopal Patnaik\(^5\), Deepak Pathania\(^4\), Kevin Peterson\(^3\), Robert Rosenberg\(^1\), Gursimranjit Singh\(^4\)

\(^1\) U.S. Naval Research Laboratory
\(^2\) NEC Corporation
\(^3\) Hewlett Packard Enterprise
\(^4\) NEC Technologies India
\(^5\) Syntek Technologies

Distribution A: Approved for public release; Distribution unlimited
From the 1970’s to early 1990’s the U.S. DoD developed codes to take advantage of vector supercomputers (Cray 1 – Cray T90). These codes are still in use!

The NEC Vector Engine (VE) is an up-to-date, high-performance version of the vector computer perfected by CRAY in the 1990s.

It can provide a 3-6X performance increase over conventional computers for legacy CFD simulation models.

The NEC VE provides an opportunity to make full use of these well-validated codes by giving them a much-needed performance boost with some optimization.
Objectives

- The goal is to demonstrate the capabilities of the NEC Vector Engine for a legacy CFD code, especially FDL3DI developed at U.S. Air Force Research Laboratory (AFRL)
- Supported by the DoD’s Foreign Comparative Testing program whose goal is to transition innovative foreign technology into existing and future DoD programs, the objectives of the project are:
  - To benchmark standardized codes such as NAS parallel benchmarks, machine learning, etc. to study the performance of VE
  - To qualitatively assess the ease of use of the VE and to quantify the speedup over conventional Intel Xeon and recently available systems such as AMD EPYC
Collaboration with NEC, HPE and AFRL

- Collaborate with NEC consultants on optimization of codes and mentoring on the use of the platform
  - Reach back to NEC hardware and software teams
- Work with Hewlett Packard Enterprise (HPE) on single and cluster designs using NEC Vector Engine cards
- Weekly meetings and sometimes daily discussions with NEC and HPE as needed
- Communicate with developer of FDL3DI code, Dr. D. Garmann at AFRL, on guidance in optimizing the code for NEC system
NEC SX-Aurora TSUBASA Vector Engine (VE)

- NEC has been producing vector architectures since 1983
- Each VE has 8 cores, a total of 2.15 double precision TFLOPS
- Vector Register has 256 eight-byte elements
- The processor has the world’s first implementation of six 3D-stacked High Bandwidth Memory modules with a total 48GB
- A Scalar Processing Unit handles non-vector instructions on each of the cores
- Runs C/C++/Fortran with MPI – Codes primarily run on NEC VE hardware

Distribution A: Approved for public release; Distribution unlimited
• Each Vector Host (VH) can host up to 8 VEs, clusters of VH can scale to arbitrary number of nodes to form a supercomputer.

HPE Apollo 6500 Gen10
8 VE Server

Distribution A: Approved for public release; Distribution unlimited
## Architectures Evaluated

<table>
<thead>
<tr>
<th></th>
<th>Intel Xeon Platinum 8260</th>
<th>AMD EPYC 7702</th>
<th>NEC VE</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Cores/Pipes per socket/device</strong></td>
<td>24</td>
<td>64</td>
<td>8</td>
</tr>
<tr>
<td><strong>Sockets/Devices per Node</strong></td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td><strong>Memory Technology</strong></td>
<td>DDR4-2933 (six channels)</td>
<td>DDR4-3200 (eight channels)</td>
<td>HBM2 (six modules)</td>
</tr>
<tr>
<td><strong>Theoretical Memory Bandwidth per device</strong></td>
<td>141 GB/sec</td>
<td>204.8 GB/sec</td>
<td>1.2 TB/sec</td>
</tr>
<tr>
<td><strong>LLC Cache Size</strong></td>
<td>35.75MB</td>
<td>256MB</td>
<td>16MB</td>
</tr>
<tr>
<td><strong>Process Technology</strong></td>
<td>Intel/14nm</td>
<td>TSMC/7nm</td>
<td>TSMC/16nm</td>
</tr>
</tbody>
</table>

Distribution A: Approved for public release; Distribution unlimited
Completed Benchmarks

- STREAM benchmark designed to measure sustainable memory bandwidth
- SGEMM and SAXPY routines in standardized NAS Parallel Benchmarks
- Standard molecular dynamics simulation
- NRL developed CFD code, FAST3D
- AFRL developed CFD code, FDL3DI
  - Timings are compared with those on Intel Xeon and AMD EPYC systems
  - Detailed profiling of FDL3DI on Intel, AMD and NEC systems

Distribution A: Approved for public release; Distribution unlimited
Performance of STREAM on various systems
NEC VE outperforms Intel and NVIDIA

Selected Benchmarking Results

- FAST3D (CFD) code on Intel and NEC
- Code efficiently uses cache, main memory bandwidth bound on larger problems

Distribution A: Approved for public release; Distribution unlimited
FDL3DI Overview

- Powerful, high-order, structured, overset CFD solver developed at AFRL
- Scalable and efficient
- Implicit large eddy simulation (LES) capability
- Compact scheme with filtering, hybrid shock capturing, high-order interpolation, hole handling
- Recent improvements in FDL3DI:
  - Fortran 90 with MPI-I/O
  - Hybrid MPI/OpenMP implementation
  - Robust hole-cutting and scheme adaption
  - Algorithmic enhancements via filter compact delta formulation

Distribution A: Approved for public release; Distribution unlimited
Applications and Scaling

- Shock/boundary layer interaction in front of canonical shapes
- Wing-vortex aerodynamics
- Flow control for laminar flow airfoils
- Linear scaling for large mesh sizes

Test Case for FDL3DI

- A classic cylinder in a free stream example
- Freestream Mach number = 6
- Zero angle of attack -- flow from left
- Shock Sensor – DUCROS
- Three problem sizes: $128^3$, $256^3$, $480^3$
- Time step size = 0.001
- Timings taken for 101-150 time steps

Mach number representation of flow past cylinder

Distribution A: Approved for public release; Distribution unlimited
Problem Sizes for FDL3DI Code

- FDL3DI run on NEC VE node (2 VE Accelerators) with eight MPI Ranks using hybrid MPI/OpenMP
- For eight MPI ranks, each dimension is divided by two so the maximum vector length is half the problem dimension plus guard cells
- $480^3$ case was selected to increase the average utilization of vector pipes
  - Vector length for this problem is close but does not exceed 256
  - Exceeding a vector length of 256 (e.g. problem size $512^3$) results in poor performance due to inefficient use of VE

<table>
<thead>
<tr>
<th>Problem Size</th>
<th>Block Size</th>
<th>Max Vector Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>$128^3$</td>
<td>$64^3$</td>
<td>68</td>
</tr>
<tr>
<td>$256^3$</td>
<td>$128^3$</td>
<td>132</td>
</tr>
<tr>
<td>$480^3$</td>
<td>$240^3$</td>
<td>244</td>
</tr>
</tbody>
</table>

Distribution A: Approved for public release; Distribution unlimited
- Run without code modifications
- AMD EPYC’s large cache (Last Level Cache: 256MB) makes it a strong competitor for smaller problem sizes
- Main memory bandwidth becomes important at larger problem sizes

Baseline Timings of FDL3DI

Performance normalized by 128^3 case run on Intel Xeon

Distribution A: Approved for public release; Distribution unlimited
• The most time-consuming routines were optimized for better performance on VE
  - Started with the tridiagonal solver and other time-consuming routines
• Optimized routines integrated back into codebase resulting in optimized FDL3DI
Programming Framework

**C/C++**
- ISO/IEC 14882:2014 (aka C++14)

**Fortran**

**OpenMP**
- Version 4.5

**Library Support**
- MPI Version 3.1 (fully tuned for Aurora architecture)
- Numeric libraries (BLAS, FFT, Lapack, etc)

**ML Libraries**
- TensorFlow
- Frovedis (spark, scikit-learn)

**Tools**
- GNU Debugger (gdb)
- Eclipse Parallel Tools Platform (PTP)
- FtraceViewer / PROGINF

In-house Profilers

- Exclusive time of each functions
- Statistics (min/max/avg/stddev) in MPI processes
- Exclusive time and V.OP.RATIO as table format
- Exclusive time of each MPI processes
- MPI communication time of each MPI process

Distribution A: Approved for public release; Distribution unlimited
NEC Development Environment Experience

- Installation via RPM’s straightforward
- Initial codes compiled without modification
- Encountered several compiler issues while optimizing codes on VE
  - Some cases of compiler aborts and cases of deviation from Fortran standards were reported and were promptly resolved in the next release of the compiler
  - Some incompatibilities of code with automatic vectorization are being discussed, some cases involved work-arounds
NEC’s profiler, FTRACE, is used to obtain performance information such as the processor usage and vectorization aspect of each function in a program, as well as user defined regions
  – Does not give loop-by-loop analysis and does not profile in-lined code
  – User defined regions provided a method for finer grain analysis
  – Adds overhead

Installed and applied the profiler, Tuning and Analysis Utilities (TAU), on NEC system
  – Engaged with developer of TAU, Paratools, Inc. to support NEC VE
  – Instrumentation was too slow on NEC system (work in progress)
### Sample FTRACE Output

<table>
<thead>
<tr>
<th>FREQUENCY</th>
<th>EXCLUSIVE</th>
<th>AVER. TIME</th>
<th>MOPS</th>
<th>MFLOPS</th>
<th>V. OP</th>
<th>AVER.</th>
<th>VECTOR</th>
<th>L1CACHE</th>
<th>CPU PORT</th>
<th>VLD-LLC</th>
<th>PROC. NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>1012</td>
<td>49.093( 24.0)</td>
<td>48.511</td>
<td>23317.2</td>
<td>14001.4</td>
<td>96.97</td>
<td>83.2</td>
<td>42.132</td>
<td>5.511</td>
<td>0.000</td>
<td>80.32</td>
<td>funcA</td>
</tr>
<tr>
<td>160640</td>
<td>37.475( 18.3)</td>
<td>0.233</td>
<td>17874.6</td>
<td>9985.9</td>
<td>95.22</td>
<td>52.2</td>
<td>34.223</td>
<td>1.973</td>
<td>2.166</td>
<td>96.84</td>
<td>funcB</td>
</tr>
<tr>
<td>160640</td>
<td>30.515( 14.9)</td>
<td>0.190</td>
<td>22141.8</td>
<td>12263.7</td>
<td>95.50</td>
<td>52.8</td>
<td>29.272</td>
<td>0.191</td>
<td>2.544</td>
<td>93.23</td>
<td>funcC</td>
</tr>
<tr>
<td>160640</td>
<td>23.434( 11.5)</td>
<td>0.146</td>
<td>44919.9</td>
<td>22923.2</td>
<td>97.75</td>
<td>98.5</td>
<td>21.869</td>
<td>0.741</td>
<td>4.590</td>
<td>97.82</td>
<td>funcD</td>
</tr>
<tr>
<td>160640</td>
<td>22.462( 11.0)</td>
<td>0.140</td>
<td>42924.5</td>
<td>21989.6</td>
<td>97.73</td>
<td>99.4</td>
<td>20.951</td>
<td>1.212</td>
<td>4.590</td>
<td>96.91</td>
<td>funcE</td>
</tr>
<tr>
<td>53562928</td>
<td>15.371( 7.5)</td>
<td>0.000</td>
<td>1819.0</td>
<td>742.2</td>
<td>0.00</td>
<td>0.0</td>
<td>0.000</td>
<td>1.253</td>
<td>0.000</td>
<td>0.00</td>
<td>funcG</td>
</tr>
</tbody>
</table>

| *Total*   | 54851346 | 204.569(100.0) | 0.004 | 22508.5 | 12210.7 | 95.64 | 76.5  | 154.524 | 17.740   | 13.916  | 90.29   | total      |
|           | 62248    | 37.709( 18.4)  | 0.606 | 2200.2  | 1026.4  | 0.00  | 0.0   | 0.000  | 0.532    | 0.000   | 20.00   | loop#1     |
|           | 2032     | 4.834( 2.4)    | 2.379 | 415.8   | 0.0    | 28.61 | 6.3   | 4.098   | 0.246    | 0.000   | 0.00    | loop#2     |

**Goal:** Identify bottleneck routines and optimize them to efficiently using Vector Engine Units

- Improve Vector Operation Ratio (V.OP) - code needs to vectorize!
- Improve Average Vector Length (Aver. V. Len) – longer vector length, better performance
Vectorize
- Refactor serial routines to vector friendly implementations
- Removing vector inhibitions for a high vector operation ratio

VREG
- A vector register (vreg) is a compiler directive supported by the NEC compilers that helps allocate a local array onto any available vector register
- During the code generation, the compiler assigns a dedicated vector register to the array
- Was used to increase data reuse – less pressure on memory subsystem

Loop Collapse
- Address two or more dimensions as one long dimension (e.g. A(m,n) becomes A(m*n,1))
- Increases effective vector length – better use of VE hardware
Example of vreg

- Vector registers are used for the computation with vector loads and stores in each iteration.
- Compiler automatically vectorizes inner loop.
- Compiler automatically unrolls the outer loop.
- Compiler directive that assigns specific arrays to vector registers.
- Block the outermost loop at 256 elements to ensure absolute usage of the vector registers.
- Arrays assigned to dedicated vector registers.
- The computation utilizes dedicated vector registers avoiding load-store latency.
Example of Loop Collapsing

First two dimensions of the array are traversed using nested loops.

Declaration of multidimensional allocatable work array.

Nested loop collapsed into a single loop.

Pointing to original multidimensional array.

Declaration of a new pointer, targeted at treating two dimensions of \texttt{wrk} array as one long vector.

Declaration of a contiguous pointer to a multidimensional array.
Refactoring efforts significantly improved utilization of VE hardware resulting in significant performance gains for all problem sizes.

Use of VREG increases effective memory bandwidth.

Performance data scaled by that of $128^3$ case on Intel Xeon.

~3X original

Distribution A: Approved for public release; Distribution unlimited
A Roofline Model is an easy way to visualize performance in relation to arithmetic intensity of the compute kernel.

CFD Codes are typically memory bound, top FDL3DI routines demonstrate this behavior.

480³ case is near the Peak-bandwidth line:
- Tuned FDL3DI is making efficient use of VE
- Low arithmetic intensity limits performance to available memory bandwidth.
• Ran simulations on Intel Xeon, AMD EPYC and NEC Vector Engine systems
• Numerical results are visualized using Paraview
• Flow variables and forces are compared for accuracy for each simulation
• Results suggest $128^3$ is very coarse grid for this test case
• Results for $256^3$ and $480^3$ are very close for all the domain decompositions considered
Baseline and tuned versions of FDL3DI on an AMD node for 256³ case

- Source code improvements tested on one node of AMD EPYC and Intel Xeon Systems
- No significant impact on the tuned FDL3DI code on AMD EPYC and Intel Xeon

Distribution A: Approved for public release; Distribution unlimited
Conclusions

• Codes can run unchanged on the NEC VE, but optimization is required to take full advantage of the VE architecture
  – Codes that originally targeted vector architectures have been optimized for different architectures over the years: scalar code from later implementations needs to be optimized for vector architectures
  – Vector Engine requires efficient use of the 256 element double precision registers
  – Optimized codes more complex, but still quite readable by developers

Distribution A: Approved for public release; Distribution unlimited
Conclusions

Continued

• Codes limited by main memory bandwidth are good candidates for the current NEC VE architecture

• Other architectures are competitive depending on the problem characteristics:
  – Cache-friendly: AMD EPYC
  – Short Vectors: SVE, AVX2, AVX512 Instruction Set Architectures
  – Optimization can mitigate (loop collapse, VREG)
Future Work

- MPI Scaling beyond 2 VE’s
  - Eight NEC VE’s on upcoming development node
  - Larger problems put additional stress on MPI and communication
- Benchmark and profile development versions of FDL3DI
  - Changes to algorithms/implementation could change performance characteristics
  - Different numbers of OpenMP threads
- Examine other codes/relevant mini-apps (e.g. public-domain DOE mini-apps)
- Examine other profilers such as TAU
- Estimation of future NEC Vector Engine performance

Distribution A: Approved for public release; Distribution unlimited
Acknowledgements

• This project is co-sponsored by the U.S. Department of Defense Foreign Comparative Testing Program within the Office of the Undersecretary of Defense for Research & Engineering
• Co-sponsored by U.S. DoD High Performance Computing Modernization Program
• Co-sponsored by the Office of Naval Research through the Naval Research 6.1 Materials Science Task Area
• Close collaboration with NEC consultants is also greatly appreciated
• Thanks to Dr. D. Garmann at the U.S. Air Force Research Laboratory on the guidance on the FDL3DI code

Distribution A: Approved for public release; Distribution unlimited