

Towards performance and power model for multi-core processors with DVFS

28th Workshop on Sustained Simulation Performance (WSSP 2018) Dmitry Khabi (HLRS)





Content

Energy-Efficiency in High Performance Computing

Performance Models

Power Dissipation Models

Outlook

▲□▶▲圖▶▲≣▶▲≣▶ ≣ の�?



Energy-Efficiency in High Performance Computing

Reduction in consumed joules while increasing computational job throughput at acceptable additional invest costs

The optimization strategies are particularly refers to:

- HPC policies that govern the use of HPC resources.
- Job sceduling.
- Software optimization.
- HPC Infrastructure such as cooling, power supplies etc.
- Performance and power dissipation of hardware: compute nodes, processors, memory, and network.

This talk is about a developed method for evaluating and comparing hardware in terms of energy efficiency. In the foreground is the dependency between the power dissipation of the processors and the number of active cores and CPU frequencies.

・ロト ・ 同 ト ・ ヨ ト ・ ヨ ト



State of the art: Execution-Cache-Memory (ECM) model (Hager et al. 2012)



- The bandwidths in CL/c between the levels of the memory hierarchy are the input parameters.
- The data transfers between cache levels occur in packets of one cache line (CL).
- In any clock cycle (C), the L1 cache can either load/evict CL from/to L2 or communicate with registers (same for all memory hierarchy levels).

ヘロト ヘ帰 ト ヘヨト ヘヨト



ヘロア 人間 アメヨア 人口 ア



Execution-Cache-Memory Performance Modell (ECM)

Eq. (1) describes the execution time on one CPU core with three cache levels and main memory (e.g. Haswell E5-2680v3)

T _{ECM,MEM}	$= \max(T_{OL}, T_{nOL} + T_{L1\leftrightarrow L2} + T_{L2\leftrightarrow L3} + T_{L3\leftrightarrow MEM});$	
$T_{ECM,MEM}$ T_{OL} T_{nOL} $T_{L1 \leftrightarrow L2}$ $T_{L2 \leftrightarrow L3}$ $T_{L3 \leftrightarrow MEM}$	-Modeled execution time on one CPU core; -Execution time in pipeline with overlapping to data transfer; -Execution time in pipeline without overlapping to data transfer; -Data transer time between L1 und L2; -Data transfer time between L2 and L3; -Data transfer time between L3 and MEM;	(1)

The results show a very good agreement of the ECM model with the measurements if f_{CPU} is a base CPU frequency if data fits cache.

In case of holding the data in memory, the model has noticeable deviations from the performance measurements if the CPU frequency and the number of cores are varied.

The ECM model was refinement with additional components (Hofmann, Hager, and Fey 2018).



・ロト ・ 理 ト ・ ヨ ト ・

ъ

Haswell Hardware Architecture





Evaluation Kernels for Haswell with 12 cores (E5-2680v3)

```
Listing 1: A[i] = B[i] + C[i] (OpenMP).
#pragma omp parallel
  const long length=length_per_thread;
  const long tests = num_tests;
  double* restrict loc a=a[thread num]:
  for(jj=0; jj<length;jj+=32){</pre>
    __m256d C=_mm256_load_pd(loc_a+ii);
    __m256d B=_mm256_load_pd(loc_b+ii);
    __m256d A=_mm256_add_pd(A,B);
    m256d C8= mm256 load pd(loc c+ii+28);
    __m256d B8=_mm256_load_pd(loc_b+ii+28);
    __m256d A8=_mm256_add_pd(C8,B8);
    _mm_store_pd(loc_a+ii, A)
    . . .
    _mm_store_pd(loc_a+ii+28, A8)
  }
}
```

Streaming data access, variable length $(L \in L1, L2, L3, RAM)$

Listing 2: MVM in CSR (PETsC[Balay et al. 2017]).

```
double mat_value, vec_value, tmp_value;
int64_t col_idx;
for(ii=0; ii<length; ii++)
{
    const int64_t first_col=xadj[ii];
    const int64_t next_first_col=xadj[ii+1];
    tmp_value=0.0;
    for(jj=first_col; jj<next_first_col; jj++)
    {
        col_idx=adjncy[jj];
        mat_value=aa[j];
        vec_value=xx[col_idx];
        tmp_value+=mat_value*vec_value;
    }
    yy[ii]=tmp_value;
}
```

イロト 不得 トイヨト 不良 ト

Indirect data access, 3D-Poisson equation 27-point stencil 128 \times 128 \times 128 (MEM)

ヘロア 人間 アメヨア 人口 ア

Extension of ECM Model - CPU Data Transfer Model (DTM)

In contrast to the EMC model, the overlapping of the data transfer between the uncore components and execution in the core (including local cache) is allowed. The memory and the L3 caches are connected over the Internal Memory Controller (IMC).

T^{DTM} $T_{DTM,MEM}$ $T^{OL}_{L2\leftrightarrow AVX}$ $T^{nOL}_{L2\leftrightarrow AVX}$ $T_{A\leftrightarrow B}$	 = max(T^{OL}_{L2↔AVX}, T^{nOL}_{L2↔AVX} + T_{L3↔L2} + T_{L3↔IMC} + T_{MEM↔IMC}); Modeled execution time on CPU; Execution time in the processor cores (pipeline, L1, L2) with overlapping data transfer between the Uncore components (main memory, IMC and L3); Execution time in the processor cores without overlapping; Execution time of the data transfer between the components A und B without overlapping; 	(2)



◆□▶ ◆□▶ ◆∃▶ ◆∃▶ ◆□ ● ● ●

Performance Metrics for CPU Data Transfer Model

Transition from time to performance:

$$T_{A\leftrightarrow B} = rac{Q_{A\leftrightarrow B}}{Bw_{A\leftrightarrow B}}$$
 [s]

 $Q_{A\leftrightarrow B}$ -bytes to transfer between the components A and B (e.g. L1 and AVX) $Bw_{A\leftrightarrow B}$ -theoretical/measured bandwidth of the interface between A and B Time to transfer between hierarchy levels of memory are to be summed:

$$T_{A\leftrightarrow C} = T_{A\leftrightarrow B} + T_{C\leftrightarrow B} \quad \Leftrightarrow \quad \frac{Q_{C\leftrightarrow B}}{Bw_{C\leftrightarrow B}} = \frac{Q_{A\leftrightarrow B}}{Bw_{A\leftrightarrow B}} + \frac{Q_{C\leftrightarrow B}}{Bw_{C\leftrightarrow B}};$$

Kernel ADD (per Flop/+, (Intel 2016)):

$$\textit{Q}_{\textit{L1}\leftrightarrow\textit{AVX}} = 24\textrm{B} \ ; \textit{Q}_{\textit{L3}\leftrightarrow\textit{L2}} = 32\textrm{B} \ldots \Leftrightarrow \ \textit{Q}_{\textit{L1}\leftrightarrow\textit{AVX}} = 2/3 \times \textit{Q}_{\textit{L2}\leftrightarrow\textit{L1}}$$

Performance model for bandwidth between L2 and AVX registers (ADD):

$$Bw_{L2\leftrightarrow AVX} = (\frac{2}{3} \times \frac{1}{Bw_{L1\leftrightarrow AVX}} + \frac{1}{Bw_{L2\leftrightarrow L1}})^{-1} [\mathsf{B/s}];$$

Data Transfer Model for Memory (DTM)

The DTM-Modell allows the overlapping, while transfer the data between IMC and memory:

 $\frac{1}{BW_{DTMMEM,v,MV}} = \frac{1}{BW_{MEM,v,MV}} + \frac{1}{BW_{MEM,v,MV}} + \frac{1}{BW_{MEM,v,MV}} + \frac{K_{Overlapping}}{BW_{MEM,v,MV}};$ Bw_{MEM↔IMC} $= 8 \times 4 \times f_{IMC}$ $= \min(N_{mem \ channel} \times f_{MEM}, Bw_{L3}[B/s]/(8[B] \times N_{mem \ channel})))$ f_{IMC} $= 64 \times \frac{f_{RING}}{2} \times p;$ BWIMC AL3 $= 32 \times f_{BING} \times p;$ $BW_{13\leftrightarrow 12}$ Data transfers between IMC, L3 and L2 are well balanced. BWMESSI2 HAVX = $32 \times Perf(f_{CPU}, p)$; $Perf(f_{CPU}, p) = (\beta_{0,L2} \times p \times f_{CPU})$; $0 \leq K_{Overlapping} \leq 1.0 \land min(Bw_{DTMMEM \leftrightarrow AVX} - Bw_{MESSMEM \leftrightarrow AVX});$ K_{Overlapping}: (3)

HLRS



Comparison between ECM model, DTM model and measurement (Haswell E5-26980 v3)

The dashed lines show the bandwidth between IMC and memory. The dots show the measurements. The solid lines show and the DTM model. The dots line shows the ECM model.



10/23 :: Towards performance and power model for multi-core processors with DVFS :: ::

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ● ○ ○ ○ ○

Overlapping coefficient and components of DTM-Model 1/3





7-8 Cores:75% of T_{L2AVX} overlapped

11/23 :: Towards performance and power model for multi-core processors with DVFS :: :: ::

◆□ ▶ ◆□ ▶ ◆ □ ▶ ◆ □ ▶ ● ○ ○ ○ ○

Overlapping coefficient and components of DTM-Model 2/3





6-7 Cores:80% of TL2AVX overlapped

ъ

Overlapping coefficient and components of DTM-Model 3/3





4-5 Cores:95% of *T_{L2AVX}* overlapped ("optimal" CPU configuration)

State of the art: Approximation of Power Dissipation (CPU and RAM)

HLRS

 $P_{cmos} = P_{static} + P_{dynamic} + P_{shortcircuit}$ (Chandrakasan, Sheng, and Brodersen 1995);

- P_{static} = I_{leakage} * V_{dd} Transistors conduct a small amount of current even when they are turned off.
- $P_{dynamic} = C_L * V_{dd}^2 * f_{clk}$ Is caused by charge and discharge of semiconductor devices.
- P_{shortcircuit} = I_{sc} * V_{dd}- Short circuit aries when both the NMOS and PMOS transistors simultaneously active.

V_{dd} - Supply voltage (in some cases known);

- C_L Loading capacitance (is unknown);
- f_{clk} Clock frequency (CPU is simultaneously clocked at multiple frequencies);

ECM: The dynamic power dissipation is a quadratic polynomial in the clock frequency

$$P_{CPU} = \alpha_0 + (\alpha_1 \times f_{clk} + \alpha_2 \times f_{clk}^2) \times p$$

- Components of CPU doesn't work with the same frequency f_{clk}.
- Is the quadratic polynomial suitable if one also want to consider the power dissipation of an additional hardware (memory or even an entire compute node)?





Power of a kernel operation depends on

- Hardware (CPU, SDRAM);
- Data sizes ($L \in L1, L2, L3, RAM$);
- Number of active threads (p);
- Core frequency $(f_{CPU} : P(f = 0) \neq 0$ Static power);

QR algorithm is used to find the coefficients α , λ of best approximation for the power dissipation in the 2-norm.

$$P(f_{CPU}, p)_{I} = (\alpha_{0,0,I} + \alpha_{0,1,I} \times p) + (\alpha_{1,0,I} + \alpha_{1,1,I} \times p) \times f_{CPU}^{\lambda_{I}};$$

$$\begin{split} \epsilon_{L_{2}} &= \sqrt{\sum_{p=1}^{n_{p}} \sum_{i=0}^{m_{f}-1} (P_{f_{i},l,p_{i}} - P(f_{i},p)_{l})^{2}}; \\ p: & Number of active threads; \\ f_{i}: & P-States (possible frequencies) f_{i} \in \{f_{0}, f_{1}, ..., f_{m_{f}-1}\}; \\ m_{f}: & Number of P-States; \\ n_{p}: & Max. number of cores; \\ P_{f_{i},l,p_{i}}: & measured power dissipation f = f_{i} \land p = p_{i}; \\ \hline \end{tabular}$$

Dynamic voltage and frequency scaling: relationship between V_{cc} and f_{core}



During the execution of the kernel operation Add on 12 cores of Haswell (E5-2680v3);



・ロト ・ 理 ト ・ ヨ ト ・

ъ

Power Dissipation of Kernel Operation ADD (SDRAM)



- During the execution of the kernel operation Add on Haswell (E5-2680v3);
- The data fits in main memory;

17/23 :: Towards performance and power model for multi-core processors with DVFS :: ::



Power Approximation of Kernel Operation ADD (SDRAM)

Add on Haswell (E5-2680v3):

 $P(f, p \in (1, 2))_{ADD, RAM} = (25.46588 + 8.26171 \times p) + (0.49423 + 2.39527 \times p) \times t^{1.91};$ $P(f, p \in (3.., 12))_{ADD, RAM} = (65.52072 + 2.02131 \times p) + (2.02131 + 0.32525 \times p) \times t^{2.11};$ $\epsilon_{rol} < 0.1 \text{(with Turbo 0.077)};$

Add on Hazel Hen (2xHaswell):

$$\begin{split} P(f,p \in (2 \times 1, 2 \times 2))_{RAM}^{ADD} &= (63.74772 + 7.19333 \times p) + (2.01264 + 3.51754 \times p) \times f^{1.77}; \\ P(f,p \in (2 \times 3,..,2 \times 12)_{RAM}^{ADD} &= (152.047746 + 3.19220 \times p) + (1.931612 + 0.242121 \times p) \times f^{2.65}; \\ \epsilon_{rel} \leq 0.057; \end{split}$$

PETsC-CG on Hazel Hen (2xHaswell):

$$\begin{split} P(f,p \in (2 \times 1, 2 \times 2))^{CG}_{128 \times 128 \times 128} &= (63.68315 + 18.3396 \times p) + (1.2453 + 1.74137 \times p) \times f^{2.77}; \\ P(f,p \in (2 \times 3, ..., 2 \times 12))^{CG}_{128 \times 128 \times 128} &= (117.2081 + 9.939 \times p) + (5.52700 + 0.212965 \times p) \times f^{2.45}; \\ \epsilon_{rel} &\leq 0.05; \\ (5) \end{split}$$

▲□▶▲圖▶▲≣▶▲≣▶ ≣ のへで

・ロン ・四 と ・ ヨ と ・ ヨ と …

ъ

Energy Costs of Kernel Operation ADD on Ivy-Bridge and Haswell (SDRAM)



 $\forall p$: The higher frequencies are expensive and provides a minor performance benefit.

Ivy Bridge: The computation with less active cores is faster than with all cores.

Haswell: consumes more power than Ivy Bridge.

Note: We consider CPU and memory power consumption.

Outlook: Comparison between A=B, A=B+C and MPI SEND/RECV

н

Results obtained on two compute node with 2 × *Ivy-Bridge* in Turbo Mode. The log scale hides the differences between the energy efficiency of the processing with 20 and 8 processes. However, the diagrams show a significant gap between the local and distributed data-processing.



э

Outlook: Skylake

Kernel ADD, data fits in L3-Cache (mesh interconnect); Measured together with Holger Berger (HPC Division NEC Deutschland GmbH)



SKX6148 Bandwidth (1FLOP= 32 Byte) ADD length= 131072

ъ

Outlook: Skylake

Kernel ADD, data fits in main memory (6 channels, SDRAM-DDR4); Measured together with Holger Berger (HPC Division NEC Deutschland GmbH)



SKX6148 Bandwidth (1FLOP= 32 Byte) ADD length= 42949632



.....

- Balay, Satish et al. (2017). PETSc Users Manual. Tech. rep. ANL-95/11 Revision 3.8. Argonne National Laboratory. URL: http://www.mcs.anl.gov/petsc.
- Chandrakasan, Anantha P., Samuel Sheng, and Robert W. Brodersen (1995). "Low Power CMOS Digital Design". In: IEEE JOURNAL OF SOLID STATE CIRCUITS 27, pp. 473-484.
- 5 Hager, Georg et al. (2012). "Exploring performance and power properties of modern multicore chips via simple machine models". In: CoRR abs/1208.2908. URL: http://arxiv.org/abs/1208.2908.
 - Hofmann, Johannes, Georg Hager, and Dietmar Fey (2018). "On the accuracy and usefulness of analytic energy models for contemporary multicore processors". In: CoRR abs/1803.01618. arXiv: 1803.01618. URL: http://arxiv.org/abs/1803.01618.
 - Intel (2016). "Intel 64 and IA-32 Architectures Optimization Reference Manual". In: chap. Load and Store Operation Overview, pp. 2-24. URL: http://www.intel.com/content/www/us/en/architecture-and-technology/64ia-32-architectures-optimization-manual.html.
 - Khabi, Dmitry and Uwe Küster (2013). "Power Consumption of Kernel Operations". In: Sustained Simulation Performance 2013. Springer, pp. 27-45.
 - The described research activities are partly funded by the Federal Ministry for Economic Affairs and Energy within the BEAM-ME project (ID: 03ET4023A-F).





◆□▶ ◆□▶ ◆三▶ ◆三▶ 三三 のへで