Highly portable CFD solutions for heterogeneous computing on unstructured meshes

A. V. Gorobets, S. A. Soukov, P. B. Bogdanov, X. Alvarez, F. X. Trias



Computational AeroAcoustics Laboratory http://caa.imamod.ru Keldysh Institute of Applied Mathematics RAS





Complicating factors

Trends in supercomputer architectures

- FLOPS to memory bandwidth ratio grows fast (8180 x2 GB/s vs x4 FLOPS)
- SIMD and stream processing domination
- Hybridization of computing devices and memory
- Architecture-specific frameworks
- Traditional increase in number of cores per device, devices per node, nodes per system

Our applications summary

- Unstructured meshes irregular memory access
- Low computing density (0.25 ~ 2 FLOP per FP64 value)
- Non-uniform operations per cell in many cases
- 1-20KB per cell, 1.5-30 KFLOP per cell per time step
- Simulation cost 100K 30M CPU hours

Multilevel parallelism

http://caa.imamod.ru

3



Devices: manycore CPU, GPU of AMD and NVIDIA, OpenCL-compatible FPGA, MIC

CAA lab, Keldysh institute of applied mathematics, RAS

Our application area: CFD and CAA



CAA lab, Keldysh institute of applied mathematics, RAS

Requirements for portable supercomputing CFD solutions

Applications: time-accurate simulations of turbulent flows

- Portability across various architectures
- Full compatibility with SIMD and stream processing



- Scalability to thousands of devices
- Multilevel parallelism



Time-accurate simulations of turbulent flows

- Complexity and variety of architectures need simple algorithms
- Fine resolution in space and time
 → high computing demands
- Small time step required
 - \rightarrow explicit schemes or
 - → implicit schemes with simple solvers stream processing compatible KSM, MG

Simple, portable and efficient algorithms for turbulent flows





Tapir code: CFD playground for heterogeneous computing

• Compressible Navier-Stokes equations

$$\frac{\partial \mathbf{Q}}{\partial t} + \frac{\partial \mathbf{F}(\mathbf{Q})}{\partial x} + \frac{\partial \mathbf{G}(\mathbf{Q})}{\partial y} + \frac{\partial \mathbf{H}(\mathbf{Q})}{\partial z} = \frac{1}{Re} \left(\frac{\partial \mathbf{F}_{\nu}(\mathbf{Q})}{\partial x} + \frac{\partial \mathbf{G}_{\nu}(\mathbf{Q})}{\partial y} + \frac{\partial \mathbf{H}_{\nu}(\mathbf{Q})}{\partial z} \right)$$

Q – vector of conservative variables;
F, G, H – vectors of conservative fluxes;
F, G, H, – vectors of dissipative fluxes, *Re* – Reynolds number.

- Cell-centered finite-volume method for unstructured hybrid
- High-order polynomial-based schemes (2 ~ 3 order)
- Various flow solvers depending on a problem (Roe, Rusanov, HLLE, HLLC, ...)
- MPI + OpenMP + OpenCL parallelization
 - total portability
 - communication hiding (overlap)
 - workgroup size automatic tuning
 - load balancing
 - RCM reordering

Algorithm outline



Overlap mode for communication hiding



Overlapping computations and data transfer





CAA lab, Keldysh institute of applied mathematics, RAS

Two-level partitioning with communication hiding

1-Level partition: MPI process per device



Double overlap: computing, host-device, MPI



2-Level partition - naive



2-Level partition – double overlap



Two-level partitioning



CAA lab, Keldysh institute of applied mathematics, RAS

http://caa.imamod.ru

11

Overlapped 2-level halo update

- Device-to-host (D2H)
- data to be sent from interface cells are copied inside devices from a mesh functions array into an intermediate send buffer
- send buffers from all devices are transferred to host
- data from send buffers for inter-node transfer are packed into send messages
- MPI exchanges
- the send messages are posted with non-blocking MPI_Isend calls
- MPI_Irecv calls are posted to get incoming halo
- MPI_Waitall ensures MPI exchanges have finished
- Host-to-device (H2D)
- received messages are unpacked to device receive buffers together with internal halo
- receive buffers are transferred to devices
- inside devices receive buffers are copied to the mesh functions array

Heterogeneous execution modes



CAA lab, Keldysh institute of applied mathematics, RAS

Heterogeneous execution modes



 $t_{over} = max(t_{HD} + t_{MPI}, max(N_L^{d_k})C_D) + max(N_I^{d_k})C_D$

CAA lab, Keldysh institute of applied mathematics, RAS

Heterogeneous execution modes



 $t_{dover} = max(max(t_{HD}, t_{MPI}), max(N_L^{d_k})C_D) + (N_I^h)C_H$

CAA lab, Keldysh institute of applied mathematics, RAS

OpenMP implementation

- **OpenMP loop-based parallelization with dynamic schedule:** #pragma omp parallel for schedule (**dynamic**, 200)
- On Intel CPUs performance is nearly identical to OpenCL
- Magic "#pragma ivdep" for vectorization

Mesh 445K cells, 1.1M faces

Intel Xeon Device	N cores	Speedup	Parallel Efficiency
X5670 (Gulftown)	6	5.05	84%
E5-2690 (Sandy Bridge)	8	7.4	92%
E5-2697v3 (Haswell)	14	11.6	83%
Platinum 8160 (Skylake)	24	21	87%
Phi SE10X (Knights Corner)	60/240	99	
Phi 7290 (Knights Landing)	72/280	78	



en**MP**



OpenCL and CUDA implementation

- Global group sizes
 Reconstruction: 16 x NE, NE is the number of elements each thread computes 1 of 15 coefficients
 Fluxes: NF, the number of faces each thread computes flux through one face
- Local workgroup sizes automatic tuning at initialization, divisible by 16
- Cuthill–McKee reordering





• Data organization:

- 1) AOS threads read their blocks (no coalescing)
- 2) SOA threads read their positions in 1D arrays (coalescing)
- 3) <u>AOS+LDS</u> transposed reading to <u>local data s</u>torage with a local barrier; data as AOS, coalescing as SOA

SOA and AOS+LDS have equal performance and outperform AOS 20-40%

On NVIDIA 2050 the gain is 37%, on NVIDIA Titan it is 24%

CAA lab, Keldysh institute of applied mathematics, RAS



Single device performance

GFLOPS 200 150 100 50 Intel Xeon Intel Xeon Intel Xeon Intel Xeon Intel Xeon **NVIDIA NVIDIA** AMD AMD E5-2690 E5-2697v3 Phi 7110X 8160 Phi 7290 Tesla Tesla **FirePro** Radeon R9 24 cores 72 cores K40 9150 8 cores 14 cores 61 cores 2090 Nano 51GB/s 120 GB/s 352GB/s 400GB/s 320 GB/s 68 GB/s 178 GB/s 288GB/s 512 GB/s 1.2TF 3.4TF 0.2TF 0.29TF 1.6TF 2.5TF 0.67TF 1.5TF 0.5 TF

Mesh 445K cells. 1 time step takes from 90 ms on X5670 to 5 ms on AMD Nano computing density ~2 FLOP per byte, ~2.5 KFLOP per cell, ~1.1KB per cell

CAA lab, Keldysh institute of applied mathematics, RAS

18

Baseline MPI+OpenMP CPU code



CAA lab, Keldysh institute of applied mathematics, RAS

Multi-GPU single node

"Fat node" with 8 GPU

• NVIDIA GTX Titan 288GB/s, 1.5TF





Multi-GPU hybrid supercomputer

Lomonosov-2: 14C Xeon E5-2697v3 NVIDIA K40, IB FDR

HPC5: 2x 8C Xeon E5-2650v2 2x NVIDIA K80, IB FDR Internal PE 98% on 4 devices

Sustained performance ~8%

Mesh 29M cells

Mesh 500M cells



Heterogeneous execution CPU+GPU

K-10: 2 x 8C Xeon E5-2690 + 3 x NVIDIA 2090, IB QDR

Mesh 12M cells



CAA lab, Keldysh institute of applied mathematics, RAS

Extension to implicit schemes

- Newton-based implicit schemes
- Preconditioned BICGStab for solving Jacobi system: SpMV, axpy, dot
- Graph coloring for elimination of data interdependency at Jacobi matrix fill-in





í I



High Performance Computing Hybrid Portable Code

A heterogeneous computing CFD software project CTTC UPC, Barcelona, Spain and KIAM RAS

- Incompressible turbulent flows and heat transfer
- Collocated cell-centered symmetry-preserving discretization, unstructured meshes
- MPI + OpenMP + OpenCL/CUDA parallelization





CAA lab, Keldysh institute of applied mathematics, RAS

Math model and method

• Navier-Stokes system to solve:

 $\nabla \cdot \mathbf{u} = 0,$ $\frac{\partial \mathbf{u}}{\partial t} + (\mathbf{u} \cdot \nabla)\mathbf{u} = \frac{\Pr}{\sqrt{\operatorname{Ra}}} \nabla^2 \mathbf{u} - \nabla p + \mathbf{f},$ $\frac{\partial T}{\partial t} + (\mathbf{u} \cdot \nabla)T = \frac{1}{\sqrt{\operatorname{Ra}}} \nabla^2 T.$

• Discrete system for pressure-velocity coupling:

$$\frac{\mathbf{u}^{n+1}-\mathbf{u}^n}{\Delta t} = \frac{3}{2}\mathbf{R}^n - \frac{1}{2}\mathbf{R}^{n-1} - Gp^{n+1},$$

$$M\mathbf{u}^{n+1} = 0,$$

where $\mathbf{R}(\mathbf{u}) = -C(\mathbf{u})\mathbf{u} - D\mathbf{u} + f$

• Fractional step projection method:

Predictor velocity: $\mathbf{u}^{p} = \mathbf{u}^{n} + \Delta t \left(\frac{3}{2} \mathbf{R}^{n} - \frac{1}{2} \mathbf{R}^{n-1} \right)$ Unknown velocity: $\mathbf{u}^{n+1} = \mathbf{u}^{p} - G\tilde{p}$, where $\tilde{p} = \Delta t p^{n+1}$

Mass conservation equation: $M\mathbf{u}^{n+1} = M\mathbf{u}^p - GM\widetilde{p} = 0$

$$M\mathbf{u}^{n+1} = M\mathbf{u}^p - GM\widetilde{p} = -M\Omega M^*\widetilde{p} = L\widetilde{p} = M\mathbf{u}^p$$

Poisson equation



Symmetry-preserving 2nd order scheme*

The algorithm of the time step

- **1.** Predictor velocity field, \mathbf{u}^{p} , is obtained explicitly
- 2. Correction, \widetilde{p} , is obtained from the Poisson equation
- **3.** Resulting velocity field, \mathbf{u}^{n+1} , is obtained
- 4. Energy equation is solved explicitly

* F.X. Trias, O. Lehmkuhl, A. Oliva, C.D. Perez-Segarra, R.W.C.P. Verstappen, Symmetry-preserving discretization of Navier-Stokes equations on collocated unstructured grids, Journal of Computational Physics, Volume 258, 2014, Pages 246-267

CAA lab, Keldysh institute of applied mathematics, RAS

SpMV-based code

- SpMV takes ~80% of computing time
- Convection operator is made by concatenation of 2 SpMVs: result of 1st SpMV is a matrix for 2nd
- Communication and computation overlap
- Elements are reordered by
 - Inner/interface subsets
 - Number of nonzero elements per row
 - RCM band reduction





6			7				
9		1					
		3					5
	4			2			
7			8		1		
2		5					6
	1			7		9	
			4		8		3

Parallel performance



http://caa.imamod.ru

28

CPU/GPU supercomputers". International Journal of Computational Fluid Dynamics.

CAA lab, Keldysh institute of applied mathematics, RAS

Single device performance

45 GFLOPS 40 35 30 Overall 25 ■ SpMV 20 axpy dot 15 10 5 0 **NVIDIA NVIDIA** AMD Intel Xeon Intel Xeon Intel Xeon Intel Xeon Radeon R9 Tesla Tesla E5-2660 E5-2650v2 Phi 7290 8160 2090 K40 Nano 8 cores 8 cores 24 cores 72 cores 178 GB/s 288GB/s 512 GB/s 51GB/s 60 GB/s 120 GB/s 400GB/s 0.67TF 1.5TF 0.5 TF 140GF 160GF 3.4TF 1.6TF

Mesh 1M cells

CAA lab, Keldysh institute of applied mathematics, RAS

Heterogeneous performance



f li

Parallel performance on ARM machine

MONT-BL/NC

 Fused GPU+CPU ARM: CPU Coretex A15
 2 cores, 1.7 Ghz, 12.8 GB/s, 6.8 GFLOPS

GPU Mali T604 4 cores, 533Mhz, 12.8GB/s, 21 GFLOPS

Physically shared memory

10Gb Ethernet network

• 1080 compute cards, 2160 CPU cores and 1080 GPUs





*G.Oyarzun, R. Borrell, A. Gorobets, F. Mantovani, A. Oliva. "Efficient CFD code implementation for the ARM-based Mont-Blanc architecture". Future Generation Computer Systems. In press. https://doi.org/10.1016/j.future.2017.09.029

CAA lab, Keldysh institute of applied mathematics, RAS

http://caa.imamod.ru

Parallel performance on ARM machine

- Automatic dynamic load balancing between CPU and GPU
- Balancing based on separate timing of CPU and GPU is far from optimal as devices compete for bandwidth
- **Performance may vary runtime (overheat?)**





CAA lab, Keldysh institute of applied mathematics, RAS

Parallel performance on ARM machine

MPI-parallel execution on multiple nodes



*G.Oyarzun, R. Borrell, A. Gorobets, F. Mantovani, A. Oliva. "Efficient CFD code implementation for the ARM-based Mont-Blanc architecture". Future Generation Computer Systems. In press. https://doi.org/10.1016/j.future.2017.09.029

CAA lab, Keldysh institute of applied mathematics, RAS



Comparison of performance on single devices



*G.Oyarzun, R. Borrell, A. Gorobets, F. Mantovani, A. Oliva. "Efficient CFD code implementation for the ARM-based Mont-Blanc architecture". Future Generation Computer Systems. In press. https://doi.org/10.1016/j.future.2017.09.029

CAA lab, Keldysh institute of applied mathematics, RAS

Comparison of performance on single devices

600 500 400 MFLOPS/W MFLOPS/W 2W 2W 225W 100 2W 80W 0 NVIDIA. TEGRA KI Exynos5. Exynos5... ARM Xeon **NVIDIA NVIDIA** Mali E5649 T604 2090 Cortex-A15 **Tegra K1** 2 cores 12.8GB/s 17.1GB/s 177GB/s 6 cores 32GB/s 15GF 12.8GB/s 21GF 665GF 6.8GF 70GF

*G.Oyarzun, R. Borrell, A. Gorobets, F. Mantovani, A. Oliva. "Efficient CFD code implementation for the ARM-based Mont-Blanc architecture". Future Generation Computer Systems. In press. https://doi.org/10.1016/j.future.2017.09.029

CAA lab, Keldysh institute of applied mathematics, RAS



Comparison of MontBlanc with a hybrid supercomputer

MontBanc ARM vs Minotauro
 128 nodes with 2 CPU and 2 GPU
 Intel Xeon E5649 6C + NVIDIA M2090
 InfiniBand QDR network







- Memory access optimization
- Overlap of computations and communications
- 2-level partitioning and load balancing
- heterogeneous execution mode
- Resulting code can run on any hybrid architecture CPU, GPU, MIC, ARM, SoC... to simulate compressible flows from low-Mach to supersonic or incompressible flows using unstructured hybrid meshes

Thank you for your attention

Conclusions

We used K-100 (KIAM RAS), MVS-10P (JSCC RAS), Lomonosov-2 (MSU) machines. We are financially supported by RSF (№ 15-11-30039) and RFBR (№ 15-07-04213). We thankfully acknowledge these institutions.

CAA lab, Keldysh institute of applied mathematics, RAS