## Empowered by Innovation



## What you should learn from this course

- How to evaluate the efficiency of your application
- If efficieny is low $\rightarrow$ How to tune your code
- How can the compiler help you?
- Solve Potential Porting Problems


## Terminology on Performance

## PEAK PERFORMANCE

Theoretical value which can be reached by a computer assuming all CPU functional units are active at the same time. This is hypothetical, and will never be achieved.

## SUSTAINED PERFORMANCE

This is the computational speed that really shows up in the system for a given code and a given problem size. It clearly relates to the architecture, because they have a different $\rightarrow$ efficiency.

## EFFICIENCY

Value in percent of theoretical peak performance which a system is able to deliver over any time.
Common values on PCC and MPP systems tend to be between 2 and 10\%.
On Vector computers the efficiency is typically in the range of 30 to $50 \%$.

## Typical Weather Code



## What you should learn from this course

- How to evaluate the efficiency of your application


## It's all about this table



## What you should learn from this course

- If your ported code crashes $\rightarrow$ How to solve
- If efficieny is low $\rightarrow$ How to tune your code


## First principle on how to get performance

- Writing fast code is writing parallel code
- Writing parallel code on SX does not start with MPI or OpenMP!
- Single thread performance has to be improved first
- Your goal is not scalability, but time to solution
- Learn how to exploit lower levels of parallelism
- Make your code visible - the compiler will do the (most) of the rest for you, by the right directives/options



## NEC‘s SX-Series: Innovation since 1983



## NEC's Goals: The Vector Architecture

- Highest single CPU performance
- High sustained performance
- Extremely high bandwidth to memory
- High performance with comparatively small number of CPUs
- Same manufacturing technology like conventional CPUs
- Provide Software to use it effectively


## SX-8 The Specifications

- Single Node
- Up to 128 GFLOPS With $8 \times 16$ GFLOPS Processors
- Up to 128 GBytes Shared Main Memory
- Multi Node
- Up to 65 TFLOPS
- Up to 512 Nodes Using SX-8 IXS
- Up to 4096 Processors
- Up to 64 TBytes Main Memory



## SX-8 HLRS Installation

- 72 Nodes
- 9 TB Main Memory
- 40 TB Disk Space

- IXS with 16 GB/s bidirectional per Node
- 72 Nodes x 8 Processors x 16 GFLOPS $=9$ TFLOPS

H L R I 5

## SX-8 CPU Block Diagram



## SX-8 Multi Node Configuration



## SX-8 Vector Architecture

- Multiple Vector Parallel Pipelines
- 4 Pipelines per Operation = Functional Unit
- Each Instruction Uses 4 Pipelines
- Automatic Hardware Parallelism
- Concurrent Pipeline Set Operation
- Equally Fast Division Unit
- New Square Root Unit
- More Efficient Strided Memory Access
- No Degradation for Stride Two

NEC

## SX-8 Vector Unit

One Functional Unit : $2 \mathrm{GHz} \times 4=8 \mathrm{GFLOPs}$


## Multiplication vs. Division




Empowered by Innovation

## Multiplication: even vs. odd stride


$y(i)=x 1(i)^{*} x 2(i) \quad i=1,3^{*} n, 3$


Empowered by Innovation

## Square Root



## Scalar CPU: SX-8

- is more important than one would assume!
- features
- $2 \times 64$ kByte Cache (Instructions, Data)
- 8 kByte Instruction Buffer
- 128 64-bit registers
- 4 instructions per cycle
- instruction reordering (data flow control)
- branch prediction
- 2 fmult/fadd/fdiv pipes, 2 integer pipes
- double word load
- 1 GHz -> 2 GFLOPs Peak


## SX-8 Scalar Unit Block Diagram



## MAIN MEMORY -SX-8

To transfer data at high speed between main memory and vector registers, main memory is divided into a maximum of 4096 independent modules (called banks);

Parallel reading or writing is enabled for each different bank (called interleaving or interlacing). Since only one read or write process is performed at a time in each bank, if two or more read or write requests are made to one bank, the later requests must wait for completion of the preceding request. The fall-off in speed is due to bank conflict.

## Parallelization: SX-8

A SX-8 node can be used as a SMP-System or distributed memory system

Several SX-8 nodes can be used to run a MPI-job, using 1-8 MPI-processes per node

Current OS Version is SUPER-UX 15.1


## SX-8 works only with IEEE Format (float0) !!!

- 4 Byte:
- about 7 digits
$-10^{-38}$ - $10^{38}$
- 8 Byte:
- about 16 digits
- 10-308-10308
- 16 Byte:
- about 32 dig
$-10^{-308}-10^{308}$
- not vectorizable!

NEC

## Word-Length

Please have always in mind

|  | Real | Real*4 | Integer |
| :--- | :---: | :---: | :---: |
| Cray | 8 | 8 | 8 |
| SX-6/8 | 4 | 4 | 4 |
| SX-6/8 (-ew) | 8 | 8 | 8 |
| SX-6/8 (dbl4) | 8 | 8 | 4 |
| Workstation | 4 | 4 | 4 |
| WS (-r8) | 8 | 4 | 4 |
| SX-6/8 (idbl4) | 8 | 4 | 4 |

inmexembimeten NEC

## Compatibility

SX-6
\| ok
! $-5 \times 6$

SX-7


SX-8

## Basics on vectorization

## First very important principle: segmentation of operations and pipelining

## Segmentation \& Pipelining

- Operations are decomposed into segments
- Example: add Floating point number
- compare exponent
- Shift mantissa
- Add mantissa
- Select exponent and normalize

```
1.14e9 - 2.78e8
1.14e9 - 0.278e9
0.862e9
8.62e8
```


## Pipelining (cont.)

- no pipelining:

- with pipelining:



## Segmentation Pipelining

$$
a+b=
$$



## Pipelining (cont.)

- Superscalar pipeline (RISC):

- Vector pipeline:



## Pipelining (cont.)

## This is the basics of vectorization!!

## 4-fold parallel @ 2GHz on SX-8



Optimizations means: Keep these pipelines busy

## Simple Example: Data Parallelism

- 'Vector Loop': Data Parallel
- Independent data

F77: Real $a(n), b(n), c(n)$

```
do i=1,n
    a(i)=b(i)+c(i)
end do
```

F90: Real, dimension(n): $a, b, c$
$a=b+c$
$N=256$, Loop will be divided in 4 parts

## SX-8 Vector Unit



## Pipelining (cont.)

## Let's start with a quick test

## Pipelining (cont.)

## - Vector loop: Data Parallel

```
Real, dimension(n): a, b, c
do i=1,n
    a(i)=b(i)+c(i)
end do
```

- Scalar loop: Recursion

Real, dimension( $n$ ): $a, b, c$
do $i=1, n$
$a(i)=b(i)+a(i-1)$
end do

Current iteration depends on
The result of the previous one

What is peak performance of a full SX-8 node?

$$
8 \star 16=128 \text { GFLOPs }
$$

How can we calculate this?
8 (CPU) * 2 (FU) * 4 (PIP)* 2 GHz
What is the maximum vector lenght and why is it important to use it?

256 words
Keep 4 Pipelines with
64 Elements busy

## Vectorization

$$
\begin{aligned}
& \text { REAL, DIMENSION }(51200):: A, B, X \\
& A=5.25 \\
& B=0.0 \\
& X=10.4+\text { CONSTANT } \\
& B=A+X * * 2
\end{aligned}
$$

All loops were vectorized. note: Fortran 90 notation.

## Vectorization

$$
\begin{aligned}
& \text { DO } K=2, \text { KOUNT }-1 \\
& X(K+1)=x(K)+Y(K-1) \\
& \text { END DO }
\end{aligned}
$$

Is it vectorizable or not? Why?
Recurrence of $X$
Not vectorized

## Vectorization

```
program quiz1
REAL, DIMENSION(100) :: A, B, C
DO I = 99, 1, -1
    B(I) = A(I + 1)
    A(I) = C(I )
END DO
end program
```

    Is it vectorizable or not? Why?
    
## Vectorization

```
1 program quiz1
    2 REAL, DIMENSION(100) :: A, B, C
    3
    4 DO I = 99, 1, -1
    5
    6 B(I) = A(I + I)
    7
    8 A(I) = C( I )
    9
    10 END DO
        !CDIR NODEP
        do i = 1, }9
        a(100-i) = c(100-i)
        b(100-i) = a(101-i)
        end do
    11
    12 end program
```

Yes, reordering the loop index

## Vectorization

```
program quiz2
real, dimension (1000) :: a,b
    DO I = 1, 240
5 0 ~ C O N T I N U E ~
    A(I) = B(I) + 2.45
    TEST = TEST + INC
    IF( TEST == SOMETHING ) GO TO 50
    END DO
end program
```


## Does it vectorize or not? Why?

## Vectorization

```
program quiz2
real, dimension (1000) :: a,b
    DO I = 1,240
5 0 ~ C O N T I N U E ~
    A(I) = B(I) + 2.45
    TEST = TEST + INC
    IF( TEST == SOMETHING ) GO TO 50
    END DO
end program
```

No - Contains a backwards branch

## Vectorization

```
program quiz3
REAL, DIMENSION(1000) :: A, B
DOI=2,999
B(I) = A(I-1)
A(I) = B(I-1)
```

END DO
end program

## Does it vectorize or not? Why?

No, recurrence of $B$


