Topology aware Cartesian grid mapping with MPI

Christoph Niethammer

Rolf Rabenseifner

niethammer@hlrs.de

rabenseifner@hlrs.de

High Performance Computing Center (HLRS), University of Stuttgart, Germany

HLRS, Stuttgart, Sep 25, 2018

Slides for the poster at EuroMPI 2018

For further information, see https://fs.hlrs.de/projects/par/mpi/EuroMPI2018-Cartesian/



2018 Höchstleistungsrechenzentrum Stuttgart



The Problems of MPI_Dims_create + MPI_Cart_create

- The factorization of a given amount of MPI processes must be
 - Application topology aware [1]
 - Hardware topology aware
- Current definition of MPI_Dims_create is not prepared for this
- Extreme differences in latency and accumulated bandwidth between **inter**-node and **intra**-node communication
- The reordering by MPI_Cart_create:
 - Many implementations do nothing
 - A perfect reordering may require complex domain decomposition algorithms (e.g. Metis) [3]

We propose a new and fast algorithm, which is application and hardware topology aware

[1, 3] see References on last slide

Topology aware MPI process grid mapping2018Slide 1Niethammer, Rabenseifner

Slides 1+2 Slides 3-5 Slide 6 Slides 7-17 ├ Slide 19

Н

Examples



Ring Benchmarks for Inter- and Intra-node Communication

Benchmark halo_irecv_send_multiplelinks_toggle.c

- Varying message size,
- number of *communication cores per CPU*, and
- four communication schemes (example with 5 communicating cores per CPU)

See HLRS online courses

 \rightarrow Practical \rightarrow MPI.tar.gz

http://www.hlrs.de/training/par-prog-ws/

→ subdirectory MPI/course/C/1sided/



See HLRS online courses http://www.hlrs.de/training/par-prog-ws/ \rightarrow Practical \rightarrow MPI.tar.gz \rightarrow subdirectory MPI/course/C/1sided/

Duplex accumulated ring bandwidth per node

(each message is counted twice, as outgoing and incoming)



Measurement with halo_irecv_send_multiplelinks_toggle.c on 4 nodes of Cray XC40 hazelhen.hww.de, June 15, 2018, HLRS, by Rolf Rabenseifner (protocol 10)

Duplex <u>accumulated</u> ring bandwidth per node – scaling vs. asymptotic behavior





Proposed Mapping Algorithm

- To keep the algorithm small (and fast):
 - Use multi-level Cartesian subdomains
- Based on the benchmark results:
 - The first and major optimization goal is minimizing the inter-node communication volume
 - Using the algorithm from [4] for the multi-dimensional factorization of the number of nodes. but with a modified optimization goal that is application topology aware
- Using the same principles for each further hardware level to minimize
 - intra-node (i.e., CPU-to-CPU) communication
 - intra-CPU (i.e., core-to-core) communication





The Optimization Algorithm – First level

Given: *d*-dimensional Cartesian grid with a total of $T = \prod_{i=1}^{d} t_i$ elements The total grid divided into Level 1 (= outer level = node level) on N nodes: subdomains, one on each node Factorization of N into factors $(n_i)_{i=1,d}$ with $N = \prod_{i=1}^d n_i$ Communication cost in both directions • t_2 t_2 n_2 of each dimension (example for d = 3): $2\frac{t_2t_3}{n_2n_3}$, $2\frac{t_1t_3}{n_1n_3}$, $2\frac{t_1t_2}{n_1n_2}$ Minimizing the communication costs *c* n_1 $c^{(level=1)} = 2\sum_{i=1}^{d} \prod_{\substack{j=1\\i\neq i}}^{d} \frac{t_{j}}{n_{j}} = 2\frac{T}{N}\sum_{i=1}^{d} \frac{n_{i}}{t_{i}}$ **Summary of Level 1:** One must search factors $(n_i)_{i=1,d}$ - that factorize N with $N = \prod_{i=1}^{d} n_i$ - and minimize the term $\sum_{i=1}^{d} \frac{n_i}{t}$ Topology aware MPI process grid mapping 2018 Н Niethammer, Rabenseifner Slide 8

Second Level Optimization

Level 2:

- Each node has **P** processors (or cores)
- Factorization of *P* into factors p_i with $P = \prod_{i=1}^{d} p_i$
- Communication costs in both directions of each dimension:

$$2\frac{t_2t_3}{n_2p_2n_3p_3}$$
, $2\frac{t_1t_3}{n_1p_1n_3p_3}$, $2\frac{t_1t_2}{n_1p_1n_2p_2}$

• Minimizing the communication costs *c*,

$$c^{(level=2)} = 2\sum_{i=1}^{d} \prod_{\substack{j=1\\j\neq i}}^{d} \frac{t_j}{n_j p_j} = 2\frac{T}{NP}\sum_{i=1}^{d} \frac{n_i p_i}{t_i}$$

Summary of Level 2:

One must search factors $(p_i)_{i=1,d}$

- that factorize *P* with $P = \prod_{i=1}^{d} p_i$
- and minimize the term $\sum_{i=1}^{d} \frac{n_i p_i}{t_i}$

Topology aware MPI process grid mapping2018Slide 9Niethammer, Rabenseifner





Example

- Given: d=3 dimensions, N=625 nodes, P=24 cores, and all t_i are identical
- \rightarrow in all formulas, the $1/t_i$ can be ignored
- Level 1:
 - Search $(n_i)_{i=1,3}$ that $n_1n_2n_3 = 625$ and $\sum_{i=1}^3 n_i$ minimal
 - Result: $(n_i)_{i=1,3} = (25,5,5)$ with $\sum_{i=1}^3 n_i = 35$
- Level 2:
 - Search $(p_i)_{i=1,3}$ that $p_1p_2p_3 = 24$ and $\sum_{i=1}^3 n_ip_i$ minimal

- Result:
$$(p_i)_{i=1,3} = (1,6,4)$$
 with $\sum_{i=1}^3 n_i p_i = 25 + 30 + 20 = 75$

- Optimized result:
 - with (nodes x cores) in each dimension: $(25x1) \times (5x6) \times (5x4)$
 - Total core numbers as used for MPI_Cart_create: 25 X 30 X 20
- Comparison with existing MPI_Dims_create:
 - MPI_Dims_create would result in 25 x 25 x 24
 - → complex mapping to the hardware is needed, see also slide 2 or no reordering is done → $(25x1) \times (25x1) \times (1x24)$

with $\sum_{i=1}^{3} n_i = 51 \otimes$ (instead of 35 \otimes), \rightarrow 46% more inter-node communication!

Topology aware MPI process grid mapping2018Slide 11Niethammer, Rabenseifner



Н

Generalized multi-level optimization

Given: *d*-dimensional Cartesian grid with a total of $T = \prod_{i=1}^{d} t_i$ elements Number of hardware levels *L*

and for each level the number of processors $N^{(l)}$, l = 1, LCommunication costs on each level l:

$$c^{(l)} = 2 \frac{T}{\prod_{k=1}^{l} N^{(k)}} \sum_{i=1}^{d} \frac{\prod_{k=1}^{l} n_{i}^{(k)}}{t_{i}} \quad \text{for a factorization } N^{(l)} = \prod_{i=1}^{d} n_{i}^{(l)}$$

S

HLR

Search:

- On each level l = 1..L, one must search a factorization $\left(n_i^{(l)}\right)_{i=1.d}$ of $N^{(l)}$
- with $N^{(l)} = \prod_{i=1}^{d} n_i^{(l)}$
- and minimal sum $\sum_{i=1}^{d} \frac{\prod_{k=1}^{l} n_i^{(k)}}{t_i}$, i.e., with minimal sum $\sum_{i=1}^{d} a_i^{(l)} n_i^{(l)}$ with $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{t_i}$

Topology aware MPI process grid mapping2018Slide 12Niethammer, Rabenseifner

Generalization with weighted communication in each direction, e.g. by different halo width

- If the communication cost in each direction i = 1, dis multiplied with a halo width w_i , e.g., $2\frac{t_2t_3}{n_2n_3}w_1$
- On each l = 1..L, the sum to be minimized is $\sum_{i=1}^{d} \frac{\prod_{k=1}^{l} n_{i}^{(k)}}{(t_{i}/w_{i})}$

• i.e.,
$$\sum_{i=1}^{d} a_i^{(l)} n_i^{(l)}$$
 with $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{(t_i/w_i)}$



S

HLR



Using weighted MPI_Dims_create for application topology awareness

- <u>Task:</u> In general, on each hardware topology level *l* with l = 1, *L* and for given $N^{(l)}$, find factorizations $(n_i^{(l)})_{i=1,d}$ with $N^{(l)} = \prod_{i=1}^d n_i^{(l)}$ and the following sum is minimal: $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$ with $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{(t/w_k)}$
- <u>Algorithm</u> on each level l = 1..L

create

Dims_weighted

New MPI___

- Sorting indexes i = 1..d so that the $(a_{i'})_{i'=1d}$ to be non-decreasing
- Calculate all divisors of $N^{(l)}$, i.e. with $n_i \ge n_{i+1}$
- Loop over all non-increasing factorizations and find optimum according to
 - 1st criterion: a factorization is better if $\sum_{i=1}^{d} a_i^{(l)} n_i^{(l)}$ is smaller
 - 2nd criterion: if the $\sum_{i=1}^{d} a_i^{(l)} n_i^{(l)}$ is the same then a factorization is better if $\Delta = n_1^{(l)} - n_d^{(l)}$ is smaller
 - 3rd criterion: if $\sum_{i=1}^{d} n_i$ and $\Delta = n_1^{(l)} n_d^{(l)}$ are the same then a factorization is better if $n_1^{(l)}$ is smaller

Additional tricks:

then n_i

ΗL

• Calculate divisors only upto sqrt(N), calculate the rest by reciprocal values.

• Loop over divisors from highest to smallest, recursively over i = 1, d,

• Start value for n_{i+1} is next real divisor equal or smaller

- Revert the index mapping $(n_{i'}^{(l)})_{i'=1..d} \rightarrow (n_{i}^{(l)})_{i=1..d}$

Re-mapping of all process ranks according to $(n_i^{(l)})_{i=1,dl=1,l}$

and creation of the new Cartesian communicator according to algorithm in [2]

Topology aware MPI process grid mapping2018Slide 14Niethammer, Rabenseifner



Conclusion and Outlook

Conclusions

- We developed a new algorithm to minimize the total communication time in a cluster of ccNUMA nodes with multi-core CPUs.
- It is needed, due to the significant bandwidth differences between inter- and intra-node communication.
- It can be implemented based on the algorithm in [4], but with a modified optimization goal, and repeated for each hardware level.

Outlook

- We plan to provide a portable implementation, and
- compare it with existing solutions with MPI_Dims_create + MPI_Cart_create.
- We plan to propose an appropriate interface for the next MPI standard, because MPI libraries may internally have faster access to the hardware topology information for a given communicator.



Topology aware MPI process grid mapping2018Slide 16Niethammer, Rabenseifner



References

- Pavan Balaji et al. 2009-2012. Topology awareness in MPI Dims create. https://github.com/mpi-forum/mpi-forumhistoric/issues/195 Accessed 2018-07-19.
- [2] Bill Gropp. 2018. Using Node Information to Implement MPI Cartesian Topologies. In *Proceedings of the 25nd European MPI Users' Group Meeting (EuroMPI '18)*, September 23–26, 2018, Barcelona, Spain. ACM, New York, NY, USA, 9 pages.
- [3] T. Hoefler and M. Snir. 2011. Generic Topology Mapping Strategies for Large-scale Parallel Architectures. In *Proceedings of the 2011 ACM International Conference on Supercomputing (ICS'11)*. ACM, 75–85.
- [4] Jesper Larsson Träff and Felix Donatus Lübbe. 2015. Specification Guideline Violations by MPI Dims Create. In *Proceedings of the* 22nd European MPI Users' Group Meeting (EuroMPI '15). ACM, New York, NY, USA, Article 19, 2 pages.



Topology aware MPI process grid mapping2018Slide 17Niethammer, Rabenseifner



Appendix

• Additional material that is not part of the poster



Topology aware MPI process grid mapping2018Slide 18Niethammer, Rabenseifner





```
Renumbering in a 2-dim example
  with 3 levels (nodes / CPUs / cores) – the code
                   Product = number of cores/CPU number of CPUs/node number of nodes
COMM_WOLRD
        /*Input: */ (inner d0=...;)
                                                                             (mid d0=...;)
                                                                                                                         outer d0=...;
                                          inner d1=...;
                                                                              mid d1=...;
                                                                                                                         outer d1=...;
        idim=inner d0*inner d1; mdim=mid d0*mid d1; odim=outer d0*outer d1;
        whole size=dim0*dim1 /* or =idim*mdim*odim */;
This algorithm requires sequential ranking in MPI_
        ranks= malloc(whole size*sizeof(int));
        for (oc0=0; oc0<outer d0; oc0++) /*any sequence of the nested loops works*/
           for (mc0=0; mc0<mid d0; mc0++)</pre>
            for (ic0=0; ic0<inner d0; ic0++)</pre>
                for (oc1=0; oc1<outer d1; oc1++)</pre>
              for (mc1=0; mc1<mid d1; mc1++)</pre>
                     for (ic1=0; ic1<inner d1; ic1++)</pre>
                     { old rank = ic1 + inner d1*ic0 + (mc1 + mid d1 *mc0)*idim
                                                                                                       + (oc1 + outer d1*oc0)*idim*mdim;
                          c0 = ic0 + inner d0*mc0 + inner d0*mid d0*oc0;
                          c1 = ic1 + inner d1 
                          new rank = c1 + dim1*c0;
                          ranks[new rank] = old rank;
        /* Establishing new comm with the new ranking in a array "ranks": */
        MPI Comm group (MPI COMM WORLD, &world group);
        MPI Group incl (world group, world size, ranks, &new group); free(ranks);
        MPI Comm create (MPI COMM WORLD, new group, &new comm);
                                                                                                                                                                   /* final output */
        \dim \overline{s}[0] = \dim 0; \dim \overline{s}[1] = \dim 1;
        MPI Cart create(new comm, 2, dims, periods, 0 /*=false*/, &comm cart);
               For an alternative with MPI Comm split, see MPI-3.1, Sec. 7.5.8, page 313, lines 7-13.
```

MPI_Dims_create optimizing $\sum_{i=1}^{d} n_i$

- Based on Jesper Träff's algorithm *tuwdims.c* developed for [4]
 - Jesper's optimization criterion:
 - Minimizing $\Delta = n_1 n_d$
- New optimization criterion (three criteria)
 - 1st criterion: a factorization is better if $\sum_{i=1}^{d} n_i$ is smaller
 - 2nd criterion: if the $\sum_{i=1}^{d} n_i$ is the same then a factorization is better if $\Delta = n_1 - n_d$ is smaller
 - 3rd criterion: if $\sum_{i=1}^{d} n_i$ and $\Delta = n_1 n_d$ are the same then a factorization is better if n_1 is smaller
- Both algorithms have nearly same execution time: ~O(10µs/call)
- For n=2..10,000,000 and ndims=2..10
 - 4630x different factorization: with same Σ and Δ and smaller dims[0]
 - e.g., ndims=3: N=360 = (old) 10x6x6 = (new) 9x8x5 (both Σ =22 and Δ =4)
 - 6066x different factorization: with better Σ and mostly worse Δ
 - e.g., ndims=3: N=35200 = (old) 40×40×22 (Σ =102, Δ =18) = (new) 44×32×25 (Σ =101, Δ =19)

Next below 10,000 are:

22x14x12 = 21x16x11

21x16x15 = 20x18x1426x16x15 = 24x20x13

10xFx6x6 = 9x8xFx5 with F=6,7,8,9

All other larger than 50,000

H

• ndims=3:

• ndims=4:

N=37044 = (old) 42×42×21 (Σ =105, Δ =21) = (new) 49×28×27 (Σ =104, Δ =22)

[4] Jesper Larsson Träff and Felix Donatus Lübbe. 2015. Specification Guideline Violations by MPI Dims Create. In *Proceedings of the 22Nd European MPI Users' Group Meeting (EuroMPI '15)*. ACM, New York, NY, USA, Article 19, 2 pages.

Topology aware MPI process grid mapping2018Slide 21Niethammer, Rabenseifner