

# Topology aware Cartesian grid mapping with MPI

Christoph Niethammer, Rolf Rabenseifner

High Performance Computing Center Stuttgart, University of Stuttgart, Germany  
(niethammer,rabenseifner)@hls.de

For further information, see <https://fs.hls.de/projects/par/mpi/EuroMPI2018-Cartesian/>  
Poster at EuroMPI 2018, Barcelona, Spain, Sep 23-26, 2018



## 1 ADDRESSED PROBLEM

### The Problems of MPI\_Dims\_create + MPI\_Cart\_create

- The factorization of a given amount of MPI processes must be
  - Application topology aware [1]
  - Hardware topology aware
- Current definition of MPI\_Dims\_create is not prepared for this
- Extreme differences in latency and accumulated bandwidth between inter-node and intra-node communication
- The reordering by MPI\_Cart\_create:
  - Many implementations do nothing
  - A perfect reordering may require complex domain decomposition algorithms (e.g. Metis) [2]


We propose a new and fast algorithm, which is application and hardware topology aware

[1, 2] see References in last box

## 2 EXAMPLES


### Application topology awareness

- 2-D example with 12 MPI processes and gridsizes 1800x580



### Hardware topology awareness


- 2-D example with 25 nodes x 24 cores and gridsizes 3000x3000




## 3 RING BENCHMARK - DESCRIPTION

### Ring Benchmarks for Inter- and Intra-node Communication

- Benchmark halo\_recv\_send\_multilinks\_toggle.c
- Varying message size,
- number of **communication cores per CPU**, and
- four communication schemes (example with 5 communicating cores per CPU)




## 4 RING BENCHMARK - RESULTS I




## 5 RING BENCHMARK - RESULTS II

### Duplex accumulated ring bandwidth per node - scaling vs. asymptotic behavior



## 6 RANK REORDERING PROBLEM

### Re-numbering on a cluster of SMPs (cores / CPUs / nodes)



## 7 PROPOSED MAPPING ALGORITHM


- To keep the algorithm small (and fast):
  - Use multi-level Cartesian subdomains
- Based on the benchmark results:
  - The first and major optimization goal is minimizing the inter-node communication volume
  - Using the algorithm from [4] for the multi-dimensional factorization of the number of nodes, but with a modified optimization goal that is application topology aware
- Using the same principles for each further hardware level to minimize
  - intra-node (i.e., CPU-to-CPU) communication
  - intra-CPU (i.e., core-to-core) communication

## 8 THE OPTIMIZATION ALGORITHM

Given:  $d$ -dimensional Cartesian grid with a total of  $T = \prod_{i=1}^d t_i$  elements

Level 1 (= outer level = node level) on  $N$  nodes:

- Factorization of  $N$  into factors  $(n_i)_{i=1,d}$  with  $N = \prod_{i=1}^d n_i$
- Communication cost in both directions of each dimension (example for  $d=3$ ):
$$2 \frac{t_2 t_3}{n_2 n_3}, 2 \frac{t_1 t_3}{n_1 n_3}, 2 \frac{t_1 t_2}{n_1 n_2}$$
- Minimizing the communication costs  $c$ 
$$c(\text{level}=1) = 2 \sum_{i=1}^d \prod_{j=1}^d \frac{t_j}{n_j} = 2 \sum_{i=1}^d \frac{T}{n_i t_i}$$



Summary of Level 1: One must search factors  $(n_i)_{i=1,d}$ 

- that factorize  $N$  with  $N = \prod_{i=1}^d n_i$
- and minimize the term  $\sum_{i=1}^d \frac{T}{n_i t_i}$

## 9 SECOND LEVEL OPTIMIZATION


### Second Level Optimization

- Each node has  $P$  processors (or cores)
- Factorization of  $P$  into factors  $p_i$  with  $P = \prod_{i=1}^d p_i$
- Communication costs in both directions of each dimension:
$$2 \frac{t_2 t_3}{n_2 p_2 n_3 p_3}, 2 \frac{t_1 t_3}{n_1 p_1 n_3 p_3}, 2 \frac{t_1 t_2}{n_1 p_1 n_2 p_2}$$
- Minimizing the communication costs  $c$ ,
$$c(\text{level}=2) = 2 \sum_{i=1}^d \prod_{j=1}^d \frac{t_j}{n_j p_j} = 2 \sum_{i=1}^d \frac{T}{n_i p_i t_i}$$

Summary of Level 2:

- One must search factors  $(p_i)_{i=1,d}$
- that factorize  $P$  with  $P = \prod_{i=1}^d p_i$
- and minimize the term  $\sum_{i=1}^d \frac{T}{n_i p_i t_i}$

## 10 HIERARCHICAL CARTESIAN DOMAIN DECOMPOSITION



## 11 EXAMPLE

- Given:  $d=3$  dimensions,  $N=625$  nodes,  $P=24$  cores, and all  $t_i$  are identical
- $\rightarrow$  in all formulas, the  $1/t_i$  can be ignored
- Level 1:
  - Search  $(n_i)_{i=1,3}$  that  $n_1 n_2 n_3 = 625$  and  $\sum_{i=1}^3 n_i$  minimal
  - Result:  $(n_i)_{i=1,3} = (25, 5, 5)$  with  $\sum_{i=1}^3 n_i = 35$
- Level 2:
  - Search  $(p_i)_{i=1,3}$  that  $p_1 p_2 p_3 = 24$  and  $\sum_{i=1}^3 n_i p_i$  minimal
  - Result:  $(p_i)_{i=1,3} = (1, 6, 4)$  with  $\sum_{i=1}^3 n_i p_i = 25 + 30 + 20 = 75$
- Optimized result:
  - with (nodes x cores) in each dimension:  $(25 \times 1) \times (5 \times 6) \times (5 \times 4)$
  - Total core numbers as used for MPI\_Cart\_create:  $25 \times 30 \times 20$
- Comparison with existing MPI\_Dims\_create:
  - MPI\_Dims\_create would result in  $25 \times 25 \times 24$
  - $\rightarrow$  complex mapping to the hardware is needed, see also slide 3, or no reordering is done  $\rightarrow (25 \times 1) \times (25 \times 1) \times (1 \times 24)$  with  $\sum_{i=1}^3 n_i = 51$  (instead of 35)  $\rightarrow 46\%$  more inter-node communication!

## 12 GENERALIZED MULTI-LEVEL OPTIMIZATION

Given:  $d$ -dimensional Cartesian grid with a total of  $T = \prod_{i=1}^d t_i$  elements  
Number of hardware levels  $L$   
and for each level the number of processors  $N^{(l)}$ ,  $l = 1, L$

Communication costs on each level  $l$ :
$$c^{(l)} = 2 \frac{T}{\prod_{k=1}^d N^{(k)}} \sum_{i=1}^d \frac{\prod_{k=1}^d n_i^{(k)}}{t_i}$$
 for a factorization  $N^{(l)} = \prod_{i=1}^d n_i^{(l)}$


Search:

- On each level  $l = 1, \dots, L$ , one must search a factorization  $(n_i^{(l)})_{i=1,d}$  of  $N^{(l)}$
- with  $N^{(l)} = \prod_{i=1}^d n_i^{(l)}$
- and minimal sum  $\sum_{i=1}^d \frac{\prod_{k=1}^d n_i^{(k)}}{t_i}$ ,
- i.e., with minimal sum  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  with  $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{t_i}$

## 13 WEIGHTED COMMUNICATION VOLUMES

### Generalization with weighted communication in each direction, e.g. by different halo width

- If the communication cost in each direction  $i = 1, d$  is multiplied with a halo width  $w_i$ , e.g.,  $2 \frac{t_2 t_3}{n_2 n_3} w_1$
- On each  $l = 1, \dots, L$ , the sum to be minimized is
$$\sum_{i=1}^d \frac{\prod_{k=1}^d n_i^{(k)}}{(t_i/w_i)}$$
- i.e.,  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  with  $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{(t_i/w_i)}$



## 14 USING WEIGHTED MPI\_DIMS\_CREATE

Task: In general, on each hardware topology level  $l$  with  $l = 1, L$  and for given  $N^{(l)}$ , find factorizations  $(n_i^{(l)})_{i=1,d}$  with  $N^{(l)} = \prod_{i=1}^d n_i^{(l)}$  and the following sum is minimal:  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  with  $a_i^{(l)} = \frac{\prod_{k=1}^{l-1} n_i^{(k)}}{(t_i/w_i)}$

- Algorithm on each level  $l = 1, \dots, L$ 
  - Sorting indexes  $i = 1, \dots, d$  so that the  $(a_i^{(l)})_{i=1,d}$  to be non-decreasing
  - Calculate all divisors of  $N^{(l)}$  i.e. with  $n_i \geq n_{i+1}$
  - Loop over all non-increasing factorizations and find optimum according to
    - 1st criterion: a factorization is better if  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  is smaller
    - 2nd criterion: if the  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  is the same then a factorization is better if  $\Delta = n_i^{(l)} - n_{i+1}^{(l)}$  is smaller
    - 3rd criterion: if  $\sum_{i=1}^d a_i^{(l)} n_i^{(l)}$  and  $\Delta = n_i^{(l)} - n_{i+1}^{(l)}$  are the same then a factorization is better if  $n_i^{(l)}$  is smaller
- Revert the index mapping  $(n_i^{(l)})_{i=1,d} \rightarrow (n_i^{(l)})_{i=L,d+1-L}$
- Re-mapping of all process ranks according to  $(n_i^{(l)})_{i=1,d+1-L}$  and creation of the new Cartesian communicator according to algorithm in [2]

## 15 PROPOSED INTERFACE

```
MPI_Cart_create ( int nlevels, int sizes[nlevels], MPI_Comm comm_old, MPI_Comm comm_new, int ndims, double dim_weights[ndims], MPI_Info info, MPI_Cart_create ( comm_old, ndims, dims, periods, reorder, comm_cart );
```

```
MPI_Cart_create_from_types ( MPI_Comm comm_old, int ntype_levels, int type_levels[nlevels], int ndims, double dim_weights[ndims], int periods[ndims], MPI_Info info, MPI_Cart_create ( comm_old, ndims, dims, periods, reorder, comm_cart );
```

```
MPI_Cart_create_from_comms ( int nlevels, MPI_Comm level_comms[nlevels], MPI_Comm level_comms[nlevels], MPI_Comm_split_type with the type_levels from above, int ndims, double dim_weights[ndims], int periods[ndims], MPI_Info info, MPI_Cart_create ( comm_cart, my_rank, ndims, coords );
```

```
MPI_Dims_weighted_create ( int nnodes, int ndims, double dim_weights[ndims], MPI_Cart_create ( comm_cart, my_rank, ndims, coords );
```

```
MPI_Dims_ml_create ( int nlevels, int sizes[nlevels], MPI_Cart_create ( comm_cart, my_rank, ndims, coords );
```

## 16 CONCLUSION AND OUTLOOK

- Conclusions
  - We developed a new algorithm to minimize the total communication time in a cluster of ccNUMA nodes with multi-core CPUs.
  - It is needed, due to the significant bandwidth differences between inter- and intra-node communication.
  - It can be implemented based on the algorithm in [4], but with a modified optimization goal, and repeated for each hardware level.
- Outlook
  - We plan to provide a portable implementation, and
  - compare it with existing solutions with MPI\_Dims\_create + MPI\_Cart\_create.
  - We plan to propose an appropriate interface for the next MPI standard, because MPI libraries may internally have faster access to the hardware topology information for a given communicator.

## 17 REFERENCES

- Pavan Balaji et al. 2009-2012. Topology awareness in MPI Dims create. <https://github.com/mmpi-forum/mmpi-forumhistoricalissues/195> Accessed 2018-07-19.
- Bill Gropp. 2018. Using Node Information to Implement MPI Cartesian Topologies. In *Proceedings of the 25th European MPI Users' Group Meeting (EuroMPI '18)*, September 23-26, 2018, Barcelona, Spain. ACM, New York, NY, USA, 9 pages.
- T. Hoefler and M. Snir. 2011. Generic Topology Mapping Strategies for Large-scale Parallel Architectures. In *Proceedings of the 2011 ACM International Conference on Supercomputing (ICS'11)*. ACM, 75-85.
- Jesper Larsson Träff and Felix Donatus Lübke. 2015. Specification Guideline Violations by MPI Dims Create. In *Proceedings of the 22nd European MPI Users' Group Meeting (EuroMPI '15)*. ACM, New York, NY, USA, Article 19, 2 pages.