


Empowered by Innovation **NEC**

NEC SX-ACE

Jens-Olaf Beismann
Senior Benchmarking Analyst
NEC Deutschland GmbH



SX-ACE Introduction

Processor evolution

SX-ACE architecture

- Design concept
- Hardware implementation

Performance

- Analysis
- Optimization

Usage aspects


- NQSII batch system
- Scalable Technology File System

Page 2

© NEC Deutschland GmbH 2015

Empowered by Innovation **NEC**

SX History and Technical Evolutions



Page 3

© NEC Deutschland GmbH 2015


Empowered by Innovation

NEC

Code balance : Byte/Flop requirements in real applications

According to Japanese Government (MEXT) working group report of wide variety of strategic segment applications, diverse characteristics are observed.

MEXT: Ministry of Education, Culture, Sports, Science & Technology




Page 4

© NEC Deutschland GmbH 2015

Empowered by Innovation **NEC**

TOP500 performance trend (top 10 systems)


■ Increase in LINPACK performance due to higher #cores, #nodes
■ Applications have to exploit massive parallelism




Empowered by Innovation **NEC**

SX-ACE processor architecture


Reminder : SX-9




SX-ACE




SX-ACE node card




SX-ACE : 2-node module




SX-ACE : Rack implementation



Memory Network Integration




Core Architecture



Downsizing and Power Saving

Providing 5x smaller space and 10x lower power consumption compared to SX9 by power saving design and compact implementation.



Concepts of SX-ACE



The best solution for memory intensive APs against scalar processors trend

Big Core

Reducing Massive Parallel Difficulty with fewer cores

The highest performance: 64GF
The largest memory bandwidth: 64~256GB/s

Low Power Consumption

The best memory bandwidth solution

GB/s / Watt
compared x86 CPU **1.8x**

Hybrid Solution

Vector / Scalar tightly coupled environment

Specialized SWs


15

© NEC Deutschland GmbH 2015

Empowered by Innovation

NEC

Memory Subsystem and Functions



16


© NEC Deutschland GmbH 2015

Empowered by innovation

NEC

Out-of-Order Vector Memory Access

- One vector memory instruction targets 256 elements
- Consecutive/stride vector memory access: OoO by Hardware
- Indirect vector memory access: OoO by Software



17

© NEC Deutschland GmbH 2015

SX-ACE

Empowered by Innovation

NEC

Assignable Data Buffer (ADB)

On-chip Cache for Vector


- Private, 1MB, 4-way, 16-bank
- 256GB/s bandwidth per core
- Software controllable cache
- Customized for fast random access

Assignable Feature

- A bypass flag in each instruction
- Compiler/User can control
- Avoiding cache pollution

MSHR Feature

- Redundant memory requests same as an inflight memory request are held to reduce memory transactions



18

© NEC Deutschland GmbH 2015

Empowered by Innovation

NEC

ADB

Compiler options

on_adb[=category[:category...]]

default: on_adb=arg:common:nocontiguous:
indirect:module:reuse:stride:work

Ftrace shows information about ADB usage !

Page 19

© NEC Deutschland GmbH 2015

Empowered by Innovation

NEC

Performance analysis

Efficient memory access

```

DO jk = 1, jpkml
  DO jj = 2, jpjml
    DO ji = fs_2, fs_jpiml
      !
      zua = - ( zwuw(ji,jj,jk) + zwuw(ji,jj,jk+1) ) / ( elu(ji,jj) * e2u(ji,jj) &
        * fse3u(ji,jj,jk) )
      zva = - ( zwvw(ji,jj,jk) + zwvw(ji,jj,jk+1) ) / ( elv(ji,jj) * e2v(ji,jj) &
        * fse3v(ji,jj,jk) )
      !
      ua(ji,jj,jk) = ua(ji,jj,jk) + zua
      va(ji,jj,jk) = va(ji,jj,jk) + zva
    END DO
  END DO
END DO

```

Efficient memory access

```

DO jj = 2, jpjml
  DO jk = 1, jpkml
    DO ji = fs_2, fs_jpiml
      !
      zua = - ( zwuw(ji,jj,jk) + zwuw(ji,jj,jk+1) ) / ( elu(ji,jj) * e2u(ji,jj) &
        * fse3u(ji,jj,jk) )
      zva = - ( zwvw(ji,jj,jk) + zwvw(ji,jj,jk+1) ) / ( elv(ji,jj) * e2v(ji,jj) &
        * fse3v(ji,jj,jk) )
      !
      ua(ji,jj,jk) = ua(ji,jj,jk) + zua
      va(ji,jj,jk) = va(ji,jj,jk) + zva
    END DO
  END DO
END DO

```

Identify opportunities for reuse of data in ADB

Efficient memory access

```

INTEGER,PARAMETER:: myv1=256
...
DO ii = 1,jpi,myv1
  DO jj = 2, jpjml
    DO jk = 1, jpkml
      DO ji = max(ii,fs_2),min(ii+myv1-1,fs_jpiml) !NEC fs_2, fs_jpiml
        !
        zua = - ( zwuw(ji,jj,jk) + zwuw(ji,jj,jk+1) ) / ( elu(ji,jj) * e2u(ji,jj) &
          * fse3u(ji,jj,jk) )
        zva = - ( zwvw(ji,jj,jk) + zwvw(ji,jj,jk+1) ) / ( elv(ji,jj) * e2v(ji,jj) &
          * fse3v(ji,jj,jk) )
        !
        ua(ji,jj,jk) = ua(ji,jj,jk) + zua
        va(ji,jj,jk) = va(ji,jj,jk) + zva
      END DO
    END DO
  END DO
END DO !ii

```

Make code more "ADB friendly"

NEMO "dyn_zad", "zdf_evd" : **-30%** exclusive time

Empowered by Innovation

NEC