

# Programming Models and Languages for Clusters of Multi-core Nodes

## Part 1: Introduction

Alice Koniges – NERSC, Lawrence Berkeley National Laboratory

Rolf Rabenseifner – High Performance Computing Center Stuttgart (HLRS), Germany

Gabriele Jost – Texas Advanced Computing Center, The University of Texas at Austin

\*Georg Hager – Erlangen Regional Computing Center (RRZE), University of Erlangen-Nuremberg, Germany

\*author only—not speaking

Tutorial at SciDAC Tutorial Day  
June 19, 2009, San Diego, CA



# Multicore is coming, so we are considering models beyond MPI everywhere

---

- Mixed or Hybrid (OpenMP + MPI)
- PGAS languages

We will examine performance of Hybrid,  
And give an introduction to PGAS

First, a quick overview of architectures...

<https://fs.hlr.de/projects/rabenseifner/publ/SciDAC2009-Part1-Intro.pdf>

# Some of the “top 10” systems [www.top500.org](http://www.top500.org): Nov 2008




**#1 Petaflop Record**  
**LANL Roadrunner**  
**Rmax: 1.105 Pflops**  
**129600 Cores**



**CRAY XT4, 5**  
**XT5 Jaguar #2 ORNL/NCCS**  
**150152 Cores Rmax: 1.059 Pflops**  
**XT4 Franklin # 7 LBNL/NERSC**



**NASA/Ames**  
**Pleiades #3**  
**SGI Altix ICE 8200**  
**51200 Cores**  
**Rmax: 487 Tflops**



**Texas “Ranger” #6**  
**U. Texas**  
**26544 Proc**  
**Rmax: 326 Tflops**

- 499 (498) scalar, 1 (2) vector
  - MPPs 88 (98)
  - Clusters 410 (400) in majority
  - Constellations 2 (2)  
invoked to distinguish  
“clusters of large SMP nodes”  
#Procs/#Nodes  $\geq$  #Nodes
- ( ) denotes previous year June list




**IBM Blue Gene(L,P) Systems #4, 5**  
**LLNL (L): Rmax: 478 Tflops**  
**Argonne National Lab (P): 450 Tflops**

# Multi-core or Multi-processor Cache-based Chip

## Typical Layout:


- **Each processor:**
  - L1 caches
  - Registers
  - Functional units
- **Each chip (shared)**
  - L2 cache
  - L3 cache
  - Path to memory

On a multi-core chip, get more computational power with (often) same bandwidth to memory, so need to be effective with cache reuse



Note: Different access for L3 cache

# Quad Cores and Beyond




Example:  
Intel Dunnington  
6 cores  
16 MB shared  
L3 per socket

New many-core chips  
64 and up are likely to be  
appearing in HPC


Quad Core systems  
now dominate the top500

# The x86 multicore evolution




# Current Multicore SMP Systems can have different memory access and cache use patterns

Intel Clovertown



Uniform Memory Access

AMD Opteron



Non-uniform Memory Access

Adapted from Sam Williams, John Shalf, LBL/NERSC et al.

# A typical IBM Power Series LLNL's "Purple"

---

- **Purple System Specs**
  - 93.4 TF/s peak from 12,288 Power5 @ 1.9 GHz
  - 50 TB memory
- **1,536 8-way SMP nodes**
  - 32 GB memory
  - 8x1.9 GHz Power5 single core ASIC
- **Blue Waters POWER7**
- **Timescale ~2011**
- **> 200,000 cores**
- **Private L1 and L2 caches for each core, shared L3**
- **NSF machine sited at U. Illinois**


## Possible Chip Configuration:

- 8 cores per chip arranged in dual-chip modules
- 4 hardware threads per core






# Blue Gene/P



# OpenMP MPI combination was not available on BG/L, but now is with SMP mode on BG/P


## BG/L Mode 1 (Co-processor mode - CPM):

- CPU0 does all the computations
- CPU1 does the communications
- Communication overlap with computation
- Peak comp perf is  $5.6/2 = 2.8$  GFlops






## BG/L Mode 2 (Virtual node mode - VNM):

- CPU0, CPU1 independent “virtual tasks”
- Each does own computation and communication
- The two CPU’s talk via memory buffers
- Computation and communication cannot overlap
- Peak compute performance is 5.6 Gflops



## BG/P Virtual Node Mode, SMP Mode, Dual Mode



BG/P Figure courtesy  
K. Jordon, IBM

# Franklin: NERSC's Cray XT4

---

- **System structure**

- 9,660 nodes
- originally 19,320 cores, recently upgraded to 38,640
- Interconnect: Cray SeaStar2, 3D Torus
  - >6 TB/s Bisection Bandwidth; >7 GB/s Link Bandwidth
- Shared Disk: 400+ TBs



- **Performance:**

- Sustained application performance: 38 Tflops
- Peak performance: 355 Tflops
- Linpack: 266 Tflops





# Mix-and-match to meet workload requirements

**Cray XT4**





**Optimized for  
compute/interconnect  
balance**

**Cray XT5**




**Optimized for  
memory-intensive  
and/or  
compute-biased  
workloads**

**Cray X2 Blade**



**high bandwidth memory  
intensive  
>25GFLOPs/single core  
vector based CPU  
and global address space  
scaling to 32K processors**


# AMD Opteron Processor



Courtesy John Levesque

- 36 entry FPU instruction scheduler
- 64-bit/80-bit FP Realized throughput (1 Mul + 1 Add)/cycle: 1.9 FLOPs/cycle
- 32-bit FP Realized throughput (2 Mul + 2 Add)/cycle: 3.4+ FLOPs/cycle

# Simplified memory hierarchy on the AMD Opteron




Courtesy John Levesque

# SSE vectorization is available on AMD

---

- **Function in-lining**
- **Enable SSE vectorization (when available) - streaming SIMD extensions**
  - Fine-grained data parallelism
  - Check compiler output for vectorization of loops
    - C and C++ codes can inhibit vectorization




**SIMD is single instruction multiple data**

# x86 Architecture: ***SIMD Operations***

---


- Possible data types in an SSE register





# x86 Architecture: *Floating Point Operations and SIMD*

- Example: Single precision FP packed vector addition



- Four single precision FP additions are done **in one single instruction**
- **Intel Core2**: 3/5-cycle latency & 1/1-cycle throughput for double precision SSE2 ADD/MULT leading to a **peak performance of 4 (DP) FLOPs/cycle**
  - Single precision: 8 SP FLOPs/cycle
- **AMD64/K10 (2008)**: same characteristics

# Sun Constellation Linux Cluster “Ranger” Texas Advanced Computing Center

---


- First of the new NSF Track2 HPC
- Number 3 on the Top 500 list for June 2008
- 3936 Nodes, 62,976 Cores
- Peak Performance 579.4 Tflops
- 15,744 Quad-Core AMD Opteron at 2.3 GHz




# Cell Processor

## --was enhanced for HPC

Think of the typical cell processor designed for the PlayStation PS3:  
CPU Calculation power is ~220 - 230 Gflops (Cell single precision)\*  
GPU Calculation power is ~1.8 TFlops (Nvidia graphics chip)  
Total System Calculation power is **2 TFlops**



Cell Processor courtesy  
Doug Joseph, IBM




\*Cell has nominally 8 SPE's, this is 4GHz estimate,  
PS3 designed to use 7 of these.  
Each SPE is capable of sustaining 4 FMADD per cycle

---

**The next generation: low power, high  
concurrency, many-core**

# New Designs for Power Efficiency, High Parallelism/Concurrency



Green Flash Project approach at LBL uses low-power embedded Tensilica Processors



- Power5 (Server)
  - 389 mm<sup>2</sup>
  - 120 W @ 1900 MHz
- Intel Core2 sc (Laptop)
  - 130 mm<sup>2</sup>
  - 15 W @ 1000 MHz
- PowerPC450 (BlueGene/P)
  - 8 mm<sup>2</sup>
  - 3 W @ 850 MHz
- Tensilica DP (cell phones –and Green Flash energy-efficient architectures)
  - 0.8 mm<sup>2</sup>
  - 0.09 W @ 650 MHz

**Even if each core operates at 1/3 to 1/10th efficiency of largest chip, you can pack 100s more cores onto a chip and consume 1/20 the power!**

Green Flash: Wehner, Olikier, and Shalf (LBL) Rowen (Tensilica)



# An 80-tile 1.28 TFLOPS INTEL CPU Prototype



Tiles arranged in 10 X 8 2D mesh


# Note on the Hands-on Examples: The Poisson Problem

---

- **Simple elliptic partial differential equation**
- **Occurs in many physical problems**
  - Fluid flow, electrostatics, equilibrium heat flow
- **Many algorithms for solution**
- **This illustrates a sub-optimal one, that it is easy to understand and is typical of a data-parallel algorithm**
- **Available in your .tar distribution in various languages**

# Jacobi Iteration (Fortran Ordering)

- Simple parallel data structure



- Processes exchange columns with neighbors
- Local part declared as `xlocal(m,0:n+1)`



# Thanks! – Additional Slide Contributions

- Shekhar Borkar, Intel
- Kirk Jordan, IBM
- John Levesque, CRAY
- Charles Grassl, IBM/Instrumental
- John Shalf, Sam Williams, Kathy Yelick LBL
- Ken Koch, Andy White LANL

# Thanks! – NERSC Hands-On and Codes:

- NERSC Consulting Group
- NERSC Systems Groups
- NERSC Accounts and Managers granting access
- Berkeley UPC Group
- Especially: Woo-Sun Yang, Helen He, Katie Antypas, Yili Zheng, Cary Whitney, Verrill Rinehart, Nicholas Cardo, Francesca Verdier, Howard Walter, David Skinner, Clayton Bagwell

<https://fs.hlrs.de/projects/rabenseifner/publ/SciDAC2009-Part1-Intro.pdf>